RoHS compliant
1310 nm Single-mode Transceiver (20KM)
1×9, ST Duplex Connector, 3.3 V
1.25 Gigabit Ethernet

Features

- IEEE 802.3 Gigabit Ethernet
- Industry standard 1×9 footprint
- ST duplex connector
- Single power supply 3.3V
- Differential inputs and outputs
- Compatible with solder and aqueous wash processes
- Class 1 laser product complies with EN 60825-1

Ordering Information

PART NUMBER	INPUT/OUTPUT	SIGNAL DETECT	VOLTAGE	TEMPERATURE	ST Material
LS32-CAM-TC-N-ST	AC/AC	LVTTL	3.3 V	0°C to 70 °C	Plastic
LS32-CAM-TC-N-TT	AC/AC	LVTTL	3.3 V	0°C to 70 °C	Metal
LS32-CAM-TI-N-SE	AC/AC	LVTTL	3.3 V	-40°C to 85 °C	Plastic
LS32-CAM-TI-N-TE	AC/AC	LVTTL	3.3 V	-40°C to 85 °C	Metal

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Storage Temperature	T_S	–40	85	°C	
Supply Voltage	*Vcc*	–0.5	4.0	V	
Input Voltage	V_{IN}	–0.5	*Vcc*	V	
Soldering Temperature	T_{SOLD}	---	260	°C	10 seconds on leads

Operating Environment

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Ambient Operating Temperature	T_{AMB}	0 -40	70 85	°C	
Supply Voltage	*Vcc*	3.1	3.5	V	
Supply Current	*TX+RX*	---	280	mA	

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Transmitter Electro-optical Characteristics

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Output Optical Power 9/125 μm fiber	*Pout*	–8	---	–2	dBm	Average
Extinction Ratio	*ER*	9	---	---	dB	
Center Wavelength	λ_C	1270	1310	1355	nm	
Spectral Width (RMS)	$\Delta\lambda$	---	---	2.5	nm	
Rise/Fall Time (20–80%)	$T_{r,\,f}$	---	---	260	ps	
Total Jitter	*TJ*	---	---	227	ps	
Output Eye			Compliant with IEEE802.3			
Transmitter Data Input Differential Voltage	V_{DIFF}	0.3	---	2.0	V	

Receiver electro-optical characteristics

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Optical Input Power-maximum	P_{IN}	–1	---	---	dBm	BER < 10^{-12}
Optical Input Power-minimum (Sensitivity)	P_{IN}	---	---	–23	dBm	BER < 10^{-12}
Operating Center wavelength	λ_C	1260	---	1610	nm	
Optical Return Loss	*ORL*	12	---	---	dB	
Signal Detect-Asserted	P_A	---	---	–23	dBm	
Signal Detect-Deasserted	P_D	–35	---	---	dBm	
Signal Detect-Hysteresis	$P_A - P_D$	1.0	---	---	dB	
Signal Detect Voltage-High	V_{OH}	V_{CC}–0.8	---	*Vcc*	V	
Signal Detect Voltage-Low	V_{OL}	0	---	0.5	V	
Data Output Rise, Fall Time (20–80%)	$T_{r,f}$	---	---	0.35	ns	
Data Output Differential Voltage	V_{DIFF}	0.6	---	1.2	V	

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Block Diagram of Transceiver



Transmitter Section

The transmitter section consists of a 1310 nm laser in an eye safe optical subassembly (OSA) which mates to the fiber cable. The laser OSA is driven by a LD driver IC which converts differential input logic signals into an analog laser driving current.

Receiver Section

The receiver utilizes a detector integrated with a trans-impedance preamplifier in an OSA. This OSA is connected to a circuit providing post-amplification quantization, and optical signal detection.

Receiver Signal Detect

Signal Detect is a basic fiber failure indicator. This is a single-ended LVTTL output. As the input optical power is decreased, Signal Detect will switch from high to low (deassert point) somewhere between sensitivity and the no light input level. As the input optical power is increased from very low levels, Signal Detect will switch back from low to high (assert point).

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Connection Diagram

Pin-Out



PIN	SYMBOL	DESCRIPTION
1	*RX GND*	Receiver Signal Ground. Directly connect this pin to the receiver ground plane.
2	*RD+*	Receiver Data Output Internally ac coupled. Terminate this differential data output with a 50Ω line and a 50Ω load at the follow-on device (See recommended circuit schematic)
3	*RD–*	Receiver Data Output-Bar Internally ac coupled. Terminate this differential data output with a 50Ω line and a 50Ω load at the follow-on device (See recommended circuit schematic)
4	*SD*	Signal Detect. Normal optical input levels to the receiver result in a logic “1” output, V_{OH}, asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic “0” output V_{OL}, deasserted Signal Detect is a LVTTL output.
5	V_{CCR}	Receiver Power Supply. Provide +3.3 Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CCR} pin.
6	V_{CCT}	Transmitter Power Supply. Provide +3.3 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CCT} pin.
7	*TD–*	Transmitter Data In-Bar. Internally ac coupled. The input stage is internally biased and 50Ω terminated. (See recommended circuit schematic)
8	*TD+*	Transmitter Data In. Internally ac coupled. The input stage is internally biased and 50Ω terminated. (See recommended circuit schematic)
9	*TX GND*	Transmitter Signal Ground. Directly connect this pin to the transmitter signal ground plane. Directly connect this pin to the transmitter ground plane.

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Recommended Circuit Schematic

AC/AC Coupling



*C*1/*C*2/*C*4 = 100 nF *C*3 = 4.7 μF *L*1/*L*2 = 1μH

*R*1/*R*2/*R*3/*R*4/*R*5/*R*6/*R*7/*R*8/R10 Depend on SerDes

In order to get proper functionality, a recommended circuit is provided in above recommended circuit schematic. When designing the circuit interface, there are a few fundamental guidelines to follow.

(1) The differential data lines should be treated as 50 Ω Micro strip or strip line transmission lines. This will help to minimize the parasitic inductance and capacitance effects. Locate termination at the received signal end of the transmission line. The length of these lines should be kept short and of equal length.

(2) For the high speed signal lines, differential signals should be used, not single-ended signals, and these differential signals need to be loaded symmetrically to prevent unbalanced currents which will cause distortion in the signal.

(3) Multi layer plane PCB is best for distribution of V_{CC}, returning ground currents, forming transmission lines and shielding, Also, it is important to suppress noise from influencing the fiber-optic transceiver performance, especially the receiver circuit.

(4) A separate proper power supply filter circuits shown in Figure for the transmitter and receiver sections. These filter circuits suppress *Vcc* noise over a broad frequency range, this prevents receiver sensitivity degradation due to V_{CC} noise.

(5) Surface-mount components are recommended. Use ceramic bypass capacitors for the 0.1 μF capacitors and a surface-mount coil inductor for 1 μH inductor. Ferrite beads can be used to replace the coil inductors when using quieter V_{CC} supplies, but a coil inductor is recommended over a ferrite bead. All power supply components need to be placed physically next to the V_{CC} pins of the receiver and transmitter.

(6) Use a good, uniform ground plane with a minimum number of holes to provide a low-inductance ground current return for the power supply currents.

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Recommended Board Layout Hole Pattern



Unit : mm(inches)

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw

Drawing Dimensions



Unit: mm

TEL: +886-3-5986799
FAX: +886-3-5986655
Website: www.apacoe.com.tw