



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**

**Features**

- Compliant with IEEE 802.3z Gigabit Ethernet standard
- Compliant with Fiber Channel 100-SM-LC-L standard
- Industry standard 2×5 footprint
- LC duplex connector
- Single power supply 3.3V
- Compatible with solder and aqueous wash processes
- Class 1 laser product complies with EN 60825-1



**Ordering Information**

PART NUMBER	WAVELENGTH	INPUT/OUTPUT	SIGNAL	DETECT	VOLTAGE	CLIPPER	TEMPERATURE
LS34-C3L-PC-Bxx	1270 ~ 1450 nm	DC/DC	LVPECL		3.3 V	Backward	0°C to 70 °C
LS34-C3L-TC-Bxx	1270 ~ 1450 nm	AC/AC	TTL		3.3 V	Backward	0°C to 70 °C

Note: XX=27, Center Wavelength=1270nm , XX=29, Center Wavelength=1290nm  
 XX=31, Center Wavelength=1310nm , XX=33, Center Wavelength=1330nm  
 XX=35, Center Wavelength=1350nm , XX=37, Center Wavelength=1370nm  
 XX=39, Center Wavelength=1390nm , XX=41, Center Wavelength=1410nm  
 XX=43, Center Wavelength=1430nm , XX=45, Center Wavelength=1450nm



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**

---

### Absolute Maximum Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Storage Temperature	$T_S$	-40	85	°C	
Supply Voltage	$V_{CC}$	-0.5	4.0	V	
Input Voltage	$V_{IN}$	-0.5	$V_{CC}$	V	
Output Current	$I_o$	---	50	mA	
Operating Current	$I_{OP}$	---	400	mA	
Soldering Temperature	$T_{SOLD}$	---	260	°C	10 seconds on leads

### Operating Environment

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Case Operating Temperature	$T_C$	0	70	°C	
Supply Voltage	$V_{CC}$	3.1	3.5	V	
Supply Current	$I_{TX} + I_{RX}$	---	300	mA	



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**

### Transmitter Electro-optical Characteristics

( $V_{CC} = 3.1 \text{ V to } 3.5 \text{ V}$ ,  $T_C = 0^\circ \text{C to } 70^\circ \text{C}$ )

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Output Optical Power 9/125 $\mu\text{m}$ fiber	$P_{out}$	-4	---	+1	dBm	Average
Extinction Ratio	$ER$	7	---	---	dB	
Center Wavelength	$\lambda_c$	X-5.5	X+1	X+7.5	nm	
Spectral Width (-20dB)	$\Delta\lambda$	---	---	1	nm	
Side Mode Suppression Ratio	$SMSR$	30	---	---	dB	
Rise/Fall Time (20–80%)	$T_{r,f}$	---	---	260	ps	
Total Jitter	$TJ$	---	---	227	ps	
Output Eye						Compliant with IEEE802.3z
Disable input voltage- High	$T_{dis-H}$	2.2	---	---	V	
Disable input voltage- Low	$T_{dis-L}$	---	---	0.6	V	
Transmitter Data Input Voltage-High	$V_{IH} - V_{CC}$	-1.1	---	-0.74	V	Note 1
Transmitter Data Input Voltage-Low	$V_{IL} - V_{CC}$	-2.0	---	-1.58	V	Note 1
Transmitter Data Input Differential Voltage	$V_{DIFF}$	0.3	---	2.0	V	Note 1

Note 1: These inputs are compatible with 10K, 10KH and 100K ECL and PECL input.



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**


**Receiver electro-optical characteristics**

( $V_{CC} = 3.1 \text{ V to } 3.5 \text{ V}$ ,  $T_C = 0^\circ \text{ C to } 70^\circ \text{ C}$ )

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Optical Input Power-maximum	$P_{IN}$	-1	---	---	dBm	BER < $10^{-12}$
Optical Input Power-minimum (Sensitivity)	$P_{IN}$	---	---	-24	dBm	BER < $10^{-12}$
Operating Center wavelength	$\lambda_C$	1260	---	1610	nm	
Optical Return Loss	$ORL$	12	---	---	dB	
Signal Detect-Asserted	$P_A$	---	---	-24	dBm	
Signal Detect-Deasserted	$P_D$	-35	---	---	dBm	
Signal Detect-Hysteresis	$P_A - P_D$	1.0	---	---	dB	
Signal Detect Voltage (LVPECL) -High	$V_{OH} - V_{CC}$	-1.1	---	-0.74	V	
Signal Detect Voltage (LVPECL) -Low	$V_{OL} - V_{CC}$	-2.0	---	-1.58	V	
Signal Detect Voltage (TTL)-High	$V_{OH}$	2.4	---	$V_{CC}$	V	
Signal Detect Voltage (TTL)-Low	$V_{OL}$	0	---	0.5	V	
Data Output Rise, Fall Time (20-80%)	$T_{r,f}$	---	---	0.35	ns	
Data Output Voltage-High (DC output)	$V_{IH} - V_{CC}$	-1.1	---	-0.74	V	Note 1
Data Output Voltage-Low (DC output)	$V_{IL} - V_{CC}$	-2.0	---	-1.58	V	Note 1
Data Output Differential Voltage	$V_{DIFF}$	0.3	---	1.8	V	

Note 1: These inputs are compatible with 10K, 10KH and 100K ECL and PECL input.

### Block Diagram of Transceiver



#### Transmitter Section

The transmitter section consists of a 1310 nm InGaAsP laser in an eye safe optical subassembly (OSA) which mates to the fiber cable. The laser OSA is driven by a LD driver IC which converts differential input LVPECL logic signals into an analog laser driving current.

#### Transmitter Disable

Transmitter Disable is a TTL control pin. To disable the module, connect this pin to +3.3 V TTL logic high "1". While, to enable module connect to TTL logic low "0".

#### Receiver Section


The receiver utilizes an InGaAs PIN photodiode mounted together with a trans-impedance preamplifier IC in an OSA. This OSA is connected to a circuit providing post-amplification quantization, and optical signal detection.

#### Receiver Signal Detect

Signal Detect is a basic fiber failure indicator. This is a single-ended LVPECL or TTL output. As the input optical power is decreased, Signal Detect will switch from high to low (deassert point) somewhere between sensitivity and the no light input level. As the input optical power is increased from very low levels, Signal Detect will switch back from low to high (assert point). The assert level will be at least 1.0 dB higher than the deassert level.

## Connection Diagram


Pin-Out



PIN	SYMBOL	DESCRIPTION
1	<i>RX GND</i>	Receiver Signal Ground. Directly connect this pin to the receiver ground plane.
2	<i>VCCR</i>	Receiver Power Supply Provide +3.3 Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the <i>VCCR</i> pin.
3	<i>SD</i>	Signal Detect. Normal optical input levels to the receiver result in a logic “1” output, $V_{OH}$ , asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic “0” output $V_{OL}$ , deasserted. Signal Detect is a single-ended LVPECL or TTL output. <i>SD</i> can be terminated with LVPECL techniques via $50\ \Omega$ to $V_{CCR} - 2\ \text{V}$ . Alternatively, <i>SD</i> can be loaded with a $180\ \Omega$ resistor to <i>RX GND</i> to conserve electrical power with small compromise to signal quality. If Signal Detect output is not used, leave it open-circuited. This Signal Detect output can be used to drive a LVPECL input on an upstream circuit, such as, Signal Detect input or Loss of Signal-bar.
4	<i>RD-</i>	Receiver Data Output-Bar Internally ac coupled (100nF). Terminate this differential data output with a $50\ \Omega$ line and a $50\ \Omega$ load at the follow-on device (See recommended circuit schematic)
5	<i>RD+</i>	Receiver Data Output Internally ac coupled (100nF). Terminate this differential data output with a $50\ \Omega$ line and a $50\ \Omega$ load at the follow-on device (See recommended circuit schematic)
6	<i>VCCR</i>	Transmitter Power Supply. Provide +3.3 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the <i>VCCR</i> pin.
7	<i>TX GND</i>	Transmitter Signal Ground. Directly connect this pin to the transmitter signal ground plane. Directly connect this pin to the transmitter ground plane.
8	<i>TXDIS</i>	Transmitter Disable. Connect this pin to +3.3V TTL logic high “1” to disable transmitter. To enable module connect to TTL logic low “0”
9	<i>TD+</i>	Transmitter Data In. Requires an ac coupled input. The input stage is internally biased and $50\ \Omega$ terminated. (See recommended circuit schematic)
10	<i>TD-</i>	Transmitter Data In-Bar. Requires an ac coupled input. The input stage is internally biased and $50\ \Omega$ terminated. (See recommended circuit schematic)


Recommended Circuit Schematic

**DC/DC Coupling**



$C1/C2/C4/C5/C6/C7/C8 = 100 \text{ nF}$        $C3 = 4.7 \mu\text{F}$        $L1/L2 = 1 \mu\text{H}$   
 $R1/R3 = 82 \Omega$        $R2/R4 = 130 \Omega$        $R7/R8 = 130 \Omega$   
 $R13 = 180 \Omega$  (PECL)       $R5/R6/R9/R10/R11/R12$  Depend on SerDes

**AC/AC Coupling**



$C1/C2/C4/C5/C6/C7/C8 = 100 \text{ nF}$        $C3 = 4.7 \mu\text{F}$        $L1/L2 = 1 \mu\text{H}$   
 $R1/R2/R3/R4/R5/R6/R7/R8/R9$  Depend on SerDes



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**


---

In order to get proper functionality, a recommended circuit is provided in above recommended circuit schematic. When designing the circuit interface, there are a few fundamental guidelines to follow.


- (1) The differential data lines should be treated as 50  $\Omega$  Micro strip or strip line transmission lines. This will help to minimize the parasitic inductance and capacitance effects. Locate termination at the received signal end of the transmission line. The length of these lines should be kept short and of equal length.
- (2) For the high speed signal lines, differential signals should be used, not single-ended signals, and these differential signals need to be loaded symmetrically to prevent unbalanced currents which will cause distortion in the signal.
- (3) Multi layer plane PCB is best for distribution of  $V_{CC}$ , returning ground currents, forming transmission lines and shielding. Also, it is important to suppress noise from influencing the fiber-optic transceiver performance, especially the receiver circuit.
- (4) A separate proper power supply filter circuits shown in Figure for the transmitter and receiver sections. These filter circuits suppress  $V_{CC}$  noise over a broad frequency range, this prevents receiver sensitivity degradation due to  $V_{CC}$  noise.
- (5) Surface-mount components are recommended. Use ceramic bypass capacitors for the 0.1  $\mu\text{F}$  capacitors and a surface-mount coil inductor for 1  $\mu\text{H}$  inductor. Ferrite beads can be used to replace the coil inductors when using quieter  $V_{CC}$  supplies, but a coil inductor is recommended over a ferrite bead. All power supply components need to be placed physically next to the  $V_{CC}$  pins of the receiver and transmitter.
- (6) Use a good, uniform ground plane with a minimum number of holes to provide a low-inductance ground current return for the power supply currents.



**Drawing Dimensions**



**Recommended Board Layout Hole Pattern**



This transceiver is compatible with industry standard wave or hand solder processes. After wash process, all moisture must be completely remove from the module. The transceiver is supplied with a process plug to prevent contamination during wave solder and aqueous rinse as well as during handling, shipping or storage.

Solder fluxes should be water-soluble, organic solder fluxes. Recommended cleaning and degreasing chemicals for these transceivers are alcohol's (methyl, isopropyl, isobutyl), aliphatics (hexane, heptane) and other chemicals, such as soap solution or naphtha. Do not use partially halogenated hydrocarbons for cleaning/degreasing.



**RoHS Compliant**  
**1310 nm CWDM Single-mode Transceiver (20dB margin)**  
**2×5, LC Duplex Connector, 3.3 V**  
**1.0625Gbd Fiber Channel/1.25 Gigabit Ethernet**

---

### Eye Safety Mark

The LS3 series Single-mode transceiver is a class 1 laser product. It complies with EN 60825-1 and FDA 21 CFR 1040.10 and 1040.11. In order to meet laser safety requirements the transceiver shall be operated within the Absolute Maximum Ratings.

#### Caution

**All adjustments have been done at the factory before the shipment of the devices. No maintenance and user serviceable part is required. Tampering with and modifying the performance of the device will result in voided product warranty.**

#### Required Mark

Class 1 Laser Product  
Complies with  
21 CFR 1040.10 and 1040.11

Note : All information contained in this document is subject to change without notice.