



## Features

- RoHS compliant
- Compatible with 155 Mbps ATM and SONET OC-3 SDH STM-1
- Industry standard 1×9 footprint
- SC connector
- Single power supply 3.3 V
- Differential PECL inputs and outputs
- Class 1 laser product complies with EN 60825-1

## **Ordering Information**

PART NUMBER	ТХ	RX	VOLTAGE	TEMPERATURE
LSB2-A3M-PC-N3-SA	1310 nm	1550 nm	3.3 V	$0^{\circ}$ C to $70^{\circ}$ C
LSB2-A3M-PI-N3-SA	1310 nm	1550 nm	3.3 V	-40 °C to $85$ °C



### **Absolute Maximum Ratings**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Storage Temperature	$T_S$	-40	85	°C	
Supply Voltage	Vcc	-0.5	4.0	V	
Input Voltage	$V_{IN}$	-0.5	Vcc	V	
Soldering Temperature	T <sub>SOLD</sub>		260	°C	10 seconds on leads

# **Operating Environment**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTE
Case Operating Temperature (LSB2-A3M-PC-N3-SA)	$T_C$	0	70	°C	
Case Operating Temperature (LSB2-A3M-PI-N3-SA)	$T_C$	-40	85	°C	
Supply Voltage	Vcc	3.1	3.5	V	
Supply Current	$I_{TX} + I_{RX}$		250	mA	

## **Transmitter Electro-optical Characteristics**

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Data Rate	В	50	155	200	Mb/s	
Output Optical Power 9/125 μm fiber	Pout	-9		-3	dBm	Average
Extinction Ratio	ER	10			dB	
Center Wavelength	$\lambda_C$	1260	1310	1360	nm	
Spectral Width (RMS)	$\Delta\lambda$			4	nm	
Rise/Fall Time (10–90%)	$T_{r, f}$		1	2	ns	
Output Eye	Compliant w	ith Telcordi	ia GR-253-C	ORE Issue 3	and ITU-T re	commendation G-957
Transmitter Data Input Voltage-High	$V_{IH} - V_{CC}$	-1.1		-0.74	V	
Transmitter Data Input Voltage-Low	$V_{IL} - V_{CC}$	-2.0		-1.58	V	
Transmitter Data Input Differential Voltage	V <sub>DIFF</sub>	0.3		1.6	V	




### **Receiver Electro-optical Characteristics**

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNITS	NOTE
Data Rate	В	50	155	200	Mb/s	
Optical Input Power-maximum	$P_{IN}$	0			dBm	Note 1
Optical Input Power-minimum (Sensitivity)	P <sub>IN</sub>			-31	dBm	Note 1
Operating Center Wavelength	$\lambda_C$	1480		1600	nm	
Return Loss	RL			-14	dB	λ=1480~1600nm
Signal Detect-Asserted	$P_A$			-31	dBm	Average
Signal Detect-Deasserted	$P_D$	-45			dBm	Average
Signal Detect-Hysteresis	$P_A - P_D$	1.0			dB	
Signal Detect Output voltage-High	$V_{OH} - V_{CC}$	-1.1		-0.74	V	
Signal Detect Output voltage-Low	$V_{OL} - V_{CC}$	-2.0		-1.58	V	
Crosstalk	CRT			-45	dB	
Data Output Rise, Fall Time (10–90%)	$T_{r,f}$		1	2	ns	
Data Output Voltage-High	$V_{OH} - V_{CC}$	-1.1		-0.74	V	
Data Output Voltage-Low	$V_{OL} - V_{CC}$	-2.0		-1.58	V	

Note 1: The input data is at 155.52 Mbps,  $2^{23} - 1$  PRBS data pattern with 72 "1"s and 72 "0"s inserted per the ITU-T recommendation G.958 Appendix 1. The receiver is guaranteed to provide output data with Bit Error Rate (BER) better than or equal to  $1 \times 10^{-10}$ .



### **Block Diagram of Transceiver**



#### Transmitter and Receiver Optical Sub-assembly Section

A 1310 nm InGaAsP laser and an InGaAs PIN photodiode integrate with an WDM filter to form a bi-directional single fiber optical subassembly (OSA). The laser of OSA is driven by a LD driver IC which converts differential input LVPECL logic signals into an analog laser driving current. And, The photodiode of OSA is connected to a circuit providing post-amplification quantization, and optical signal detection.

#### **Receiver Signal Detect**

Signal Detect is a basic fiber failure indicator. This is a single-ended LVPECL output. As the input optical power is decreased, Signal Detect will switch from high to low (deassert point) somewhere between sensitivity and the no light input level. As the input optical power is increased from very low levels, Signal Detect will switch back from low to high (assert point). The assert level will be at least 1.0 dB higher than the deassert level.



## **Connection Diagram**


Pin-Out			_
	1. <i>RX GND</i> 2. <i>RD</i> + 3. <i>RD</i> -	O <sup>N/C</sup>	
	4. SD 5. Vccr	TOP VIEW	
	6. Vcct 7. TD-		
	8. TD+ 9. TX GND	O <sup>N/C</sup>	

PIN	SYMBOL	DESCRIPTION
1	RX GND	Receiver Signal Ground, Directly connect this pin to the receiver ground plane
2	RD+	<i>RD</i> + is an open-emitter output circuit. Terminate this high-speed differential LVPECL output with standard LVPECL techniques at the follow-on device input pin. (See recommended circuit schematic)
3	RD-	<i>RD</i> – is an open-emitter output circuit. Terminate this high-speed differential LVPECL output with standard LVPECL techniques at the follow-on device input pin. (See recommended circuit schematic)
4	SD	Signal Detect. Normal optical input levels to the receiver result in a logic "1" output, $V_{OH}$ , asserted. Low input optical levels to the receiver result in a fault condition indicated by a logic "0" output $V_{OL}$ , deasserted Signal Detect is a single-ended LVPECL output. <i>SD</i> can be terminated with LVPECL techniques via 50 $\Omega$ to $V_{CCR} - 2$ V. Alternatively, <i>SD</i> can be loaded with a 180 $\Omega$ resistor to <i>RX GND</i> to conserve electrical power with small compromise to signal quality. If Signal Detect output is not used, leave it open-circuited. This Signal Detect output can be used to drive a LVPECL input on an upstream circuit, such as, Signal Detect input or Loss of Signal-bar.
5	V <sub>CCR</sub>	Receiver Power Supply Provide +3.3 Vdc via the recommended receiver power supply filter circuit. Locate the power supply filter circuit as close as possible to the $V_{CCR}$ pin.
6	V <sub>CCT</sub>	Transmitter Power Supply Provide +3.3 Vdc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the $V_{CCT}$ pin.
7	TD-	Transmitter Data In-Bar Terminate this high-speed differential LVPECL input with standard LVPECL techniques at the transmitter input pin. (See recommended circuit schematic)
8	TD+	Transmitter Data In Terminate this high-speed differential LVPECL input with standard LVPECL techniques at the transmitter input pin. (See recommended circuit schematic)
9	TX GND	Transmitter Signal Ground Directly connect this pin to the transmitter signal ground plane. Directly connect this pin to the transmitter ground plane.

Website: <u>www.apacoe.com.tw</u>



### **Recommended Circuit Schematic**




In order to get proper functionality, a recommended circuit is provided in above recommended circuit schematic. When designing the circuit interface, there are a few fundamental guidelines to follow.

- (1) The differential data lines should be treated as 50  $\Omega$  Micro strip or strip line transmission lines. This will help to minimize the parasitic inductance and capacitance effects. Locate termination at the received signal end of the transmission line. The length of these lines should be kept short and of equal length.
- (2) For the high speed signal lines, differential signals should be used, not single-ended signals, and these differential signals need to be loaded symmetrically to prevent unbalanced currents which will cause distortion in the signal.
- (3) Multi layer plane PCB is best for distribution of  $V_{CC}$ , returning ground currents, forming transmission lines and shielding, Also, it is important to suppress noise from influencing the fiber-optic transceiver performance, especially the receiver circuit.
- (4) A separate proper power supply filter circuits shown in Figure for the transmitter and receiver sections. These filter circuits suppress  $v_{cc}$  noise over a broad frequency range, this prevents receiver sensitivity degradation due to  $V_{CC}$  noise.
- (5) Surface-mount components are recommended. Use ceramic bypass capacitors for the 0.1  $\mu$ F capacitors and a surface-mount coil inductor for 1  $\mu$ H inductor. Ferrite beads can be used to replace the coil inductors when using quieter  $V_{CC}$  supplies, but a coil inductor is recommended over a ferrite bead. All power supply components need to be placed physically next to the  $V_{CC}$  pins of the receiver and transmitter.
- (6) Use a good, uniform ground plane with a minimum number of holes to provide a low-inductance ground current return for the power supply currents.




## **Recommended Board Layout Hole Pattern**



Website: <u>www.apacoe.com.tw</u>



### **Drawing Dimensions**



Note : All information contained in this document is subject to change without notice.

Page 8 of 8 Version 1.0 Date:06/29/2017

Website: <u>www.apacoe.com.tw</u>